SoC Performance Modeling

Rivos
Positions are open for full-time and internship in the areas of SoC performance modeling.

Responsibilities

  • As a SoC Performance Modeling Engineer, you will own or participate in the following: 
  • Work with architecture and design teams to design and implement the performance model
  • Validate the model and RTL performance model against the specification and correlate the model with RTL
  • Plan and analyze results of performance studies for different micro-architectural proposals
  • Rollup and present results and recommendations
  • Implement and enhance the performance modeling infrastructure
  • Provide feedback to the architecture and design teams regarding the micro-architectural choices that may have been made

Requirements

  • We are looking for all levels of talent, from entrance to advanced level of experience.
  • Strong knowledge in SoC architecture and performance trade-offs in areas of cache coherency, caches, DDR, PCIe/CXL, Ethernet, and/or NoCs
  • Proficient at SW programming with good understanding of C/C++, Python, and modular object oriented software development.
  • Knowledge of SystemVerilog and experience with simulators and waveform debugging tools is a plus
  • Experienced in SoC perf model development with good skills in performance analysis
  • Excellent skills in problem solving, written and verbal communication, excellent organization skills, and highly self-motivated.
  • Ability to work well in a team and be productive under aggressive schedules.

Education and Experience

  • PhD, Master’s Degree or Bachelor’s Degree in technical subject area.

To apply, please visit the following URL:https://jobs.lever.co/rivosinc/f4fc08d2-7406-479e-9494-2754de7b8eea/apply?lever-source=Job%20postings%20feed→